MILO

Memory-Informed Latency Optimization for instruction scheduling in RISC-V architectures.

MILO was developed as a Computer Organization and Design course project exploring memory-informed instruction scheduling for RISC-V architectures.

The original project page is preserved at milo.html.